Verilog

Basic IC module exercise written by Verilog